CLK_L5 – Clock Skew and Hold Violation

テクノロジー



This is the 5th Lecture of Clock Series.

In this Lecture we are discussing about the Relationship of Clock Skew and the Hold Violation.
We have summarized 2 things in this Lecture:
1) If you increase Clock Skew, probability of Hold violation Increase.
2) If you increase Clock Skew, your System output become slow (Means it will take more time to output the data).

Please refer other Lectures also.

For more update –
Visit Our Website: http://www.vlsi-expert.com
Subscribe: https://www.youtube.com/c/vlsi-expert
Follow : http://twitter.com/vlsi_expert

-Thanks
VLSI EXPERT GROUP

Comments

Copied title and URL